Hardware Architecture and Signal Specification

PCI-Engine uses a smart architecture to perform high-accuracy signal measurement and generation. Data is exchanged between the MPC565 and the PC’s CPU using low-latency, direct-memory access. A common clock for crank-based signal synchronization generates and measures the crank-dependent signals.

The following diagram shows the architecture of the PCI-Engine