



### Eight (8) LVDT Measurement Channels

**2-Wire or 3/4-Wire LVDT to Digital Converters  
Auto-ranging; Optional On-Board Excitation  
Commercial & Military Temperature Ranges**

- 16-bit resolution
- 0.025% FS accuracy
- Continuous background BIT testing with Excitation and Signal loss detection
- **Self-calibrating. Does not require removal for calibration**
- 360 Hz to 10 kHz operation
- Auto-ranging input between 2.0 and 28 Vrms
- 8 and 4-channel versions available
- Optional programmable reference excitation
- Transformer isolated
- LATCH feature
- Compensates for  $\pm 60^\circ$  phase shift
- I/O via front panel, P2 or both
- Conducted cooled versions available
- No adjustments or trimming required
- Part number, S/N, Date Code, and Revision in non-volatile memory

#### **DESCRIPTION:**

This high-density intelligent DSP-based card incorporates up to eight (8) separate transformer isolated programmable LVDT/RVDT-to-Digital tracking converters with extensive diagnostics, and optional programmable excitation supply. Instead of buying cards that are set for specific inputs, the uniqueness of this design makes it possible to order our standard card that auto ranges between 2.0 and 28 volts. Operating frequency between 400 Hz and 10 kHz can be specified (see part number). This card can be used for 4-wire , 3-wire or 2-wire LVDT inputs. For 4-wire or 3-wire configurations the output is computed as  $A-B/A+B$  and is expressed as %FS. For 2-wire configurations, the output is computed as  $A/B$  ( where A is the a-b signal of the LVDT and B is a constant reference signal ) and is expressed as %FS This card uses a derived reference ratio-metric design approach that is insensitive to magnitude, temperature, frequency and phase shift effects. The ratio-metric technique assures that the output will change only when the LVDT position changes and will ignore excitation voltage variations. The LATCH feature permits the user to read all channels at the same time. Reading will unlatch that channel. The converters utilize a Type II servo loop processing technique that enables tracking, at full accuracy, up to the specified rate. Intermediate transparent latches, on all data outputs, guarantee that current valid data is always available for any channel without affecting the tracking performance of the converters. No interrupts or waiting time are required. The optional on-board excitation is field programmable. To simplify logistics, Part Number, S/N, Date Code, and Revision are stored in non-volatile memory locations.

**This board incorporates major diagnostics** that offer substantial improvements to system reliability because the user is alerted to channel malfunction. This approach reduces bus traffic, because the Status Registers need not be constantly polled. Three different tests (one on-line and two off-line) can be selected,

**The D2 Test** initiates automatic background BIT testing. Each channel is checked over the programmed signal range to a measuring accuracy 0.1% FS, and each Signal and Excitation is monitored. Any failure triggers an Interrupt (if enabled) and the results are available in registers. The testing is totally transparent to the user, requires no external programming, has no effect on the standard operation of this card and can be enabled or disabled via the bus.

**The D3 Test**, if enabled, starts an initiated BIT Test that disconnects all channels from the outside world and connects them across an internal stimulus that generates and measures multiple voltages to a test accuracy of 0.1%FS. Board programmer may elect to initiate a D3 self-test immediately after power on during his initialization. External excitation is not required. Any failure triggers an interrupt (if enabled) and results can be read from registers. The testing requires no external programming and can be initiated or terminated at any time via the bus.

**The D0 Test** is used to check the card and the PCI interface. All channels are disconnected from the outside world, allowing user to write any number of input positions to the card and then read the data from the interface. External excitation is not required.

**SPECIFICATIONS:** (applies to each channel)  
Number of channels: 4or 8 (see part number)  
Resolution: 16-bit  
Accuracy: 0.025% FS  
Bandwidth: 40 Hz. BW and tracking rate can easily be customized.  
Input format: 2, 3, or 4-wire LVDT or RVDT  
Input voltage: Auto-ranging from 2.0 to 28 Vrms. Transformer isolated.  
Excitation voltage: Not required for computation of output but should be connected to allow card to check for excitation loss.  
Input Impedance: 40 k $\Omega$  min. at 360 Hz  
Frequency: Specify between 360 Hz to 10 kHz, (See Part Number and Code Table)  
Phase shift: Automatically compensates for phase shifts between the transducer excitation and Output up to  $\pm 60^\circ$  (3-wire units ignore phase shift)  
Wrap around Self Test: Three powerful test methods are described in the Programming Instructions.  
Interrupts: One Interrupt capability is implemented.  
Power: + 5 VDC at 0.35 A  
 $\pm 12$  VDC at 0.1 A without Excitation; 1.1 A for 5 VA Excitation Output  
Temperature, operating: "C"=0 $^\circ$ C to +70 $^\circ$ C; "E"= -40 $^\circ$ C to +85 $^\circ$ C. (See part number)  
Storage temperature: -55 $^\circ$ C to +105 $^\circ$ C.  
Size: 3U (3.94") height, 4HP (0.8") width. 100 mm x 20.3 mm x 160 mm deep  
Weight: 18 oz.

**REFERENCE SUPPLY:** Optional. (See part number).  
Voltage: 2-28Vrms programmable, or 115 Vrms fixed. Resolution 0.1 Vrms, Accuracy  $\pm 2\%$   
Frequency: 360 Hz to 10 kHz  $\pm 1\%$  with 1 Hz resolution.  
Regulation: 10% max. No load to full load.  
Output power: 5VA max. @ 40 $^\circ$  min. inductive;  
190mA RMS @ 2-28VAC, 45mA RMS @ 115VAC  
Note: Power is reduced linearly as the Reference Voltage decreases (2-28VRMS):  
i.e. Up 190mA can be delivered to a load for that respective reference voltage range.

**Principals of LVDT Operation:** Typically the LVDT primary is excited by an ac source, causing a magnetic flux to be generated within the transducer. Voltages are induced in the two secondaries, with the magnitude varying with the position of the core. Usually, the secondaries are connected in series opposition, causing a net output voltage of zero when the core is at the electrical center. When the core is displaced in either direction from center the voltage increases linearly either in phase or out of phase with the excitation depending on the direction.

**Interfacing the LVDT to the Converter:** Two common connection methods are:


**Primary as reference (two-wire system)**

This method of connection converts the widest range of LVDT sensors and is the most sensitive to excitation voltage variations, temperature and phase shift effects.




**Derived reference (three/four-wire LVDT)**

The LVDT is again excited from the primary side, but the converter reference is the sum of A + B that has constant amplitude for changing core displacement. This system is insensitive to temperature effects, phase shifts and oscillator instability and solves the identity (A-B)/(A+B)

## LVDT Coil Voltage vs. Position



## Various LVDT configurations



## LVDT Connections:

For 3,4 Wire LVDT's, connect A and B LVDT outputs to Signal A and B inputs. Excitation is not used, but should be connected to allow card to monitor and report any excitation loss.

For 2 Wire LVDT's, connect A-B output of LVDT to card "A" input and connect external excitation voltage to card "B" input and to excitation input to allow card to monitor and report any excitation loss.

## PROGRAMMING INSTRUCTIONS:

00	Ch.1 Data Hi	read	4C	Scale Ch.4	r/w	98	(A & B) res. Ch.3	r/w	E4	Magnitude (A+B) Ch.6	read
04	Ch.2 Data Hi	read	50	Scale Ch. 5	r/w	9C	(A & B) res. Ch.4	r/w	E8	Magnitude (A+B) Ch.7	read
08	Ch.3 Data Hi	read	54	Scale Ch. 6	r/w	A0	(A & B) res. Ch.5	r/w	EC	Magnitude (A+B) Ch.8	read
0C	Ch.4 Data Hi	read	58	Scale Ch. 7	r/w	A4	(A & B) res. Ch.6	r/w	F0	Not Used	
10	Ch.5 Data Hi	read	5C	Scale Ch. 8	r/w	A8	(A & B) res. Ch.7	r/w	F4	Not Used	
14	Ch.6 Data Hi	read	60	2 or 3,4 wire Input	r/w	AC	(A & B) res. Ch.8	r/w	F8	Not Used	
18	Ch.7 Data Hi	read	64	Test angle	write	B0	Velocity scale Ch.1	r/w	FC	Not Used	
1C	Ch.8 Data Hi	read	68	Test (D2) verify	r/w	B4	Velocity scale Ch.2	r/w	100	Freq. (Ref. Supply)	r/w
20	Velocity 1	read	6C	Test Enable	r/w	B8	Velocity scale Ch.3	r/w	104	Eo (Ref. Supply)	r/w
24	Velocity 2	read	70	Active channels	r/w	BC	Velocity scale Ch.4	r/w	108	Watchdog timer	r/w
28	Velocity 3	read	74	Interrupt Enable	r/w	C0	Velocity scale Ch.5	r/w	10C	Soft reset	write
2C	Velocity 4	read	78	Interrupt Status	read	C4	Velocity scale Ch.6	r/w	110	Part Number	read
30	Velocity 5	read	7C	Not Used		C8	Velocity scale Ch.7	r/w	114	Serial Number	read
34	Velocity 6	read	80	Status, Signal	read	CC	Velocity scale Ch.8	r/w	118	Date code	read
38	Velocity 7	read	84	Status, Reference	read	D0	Magnitude (A+B) Ch.1	read	11C	PC Board rev.	read
3C	Velocity 8	read	88	Status, Test	read	D4	Magnitude (A+B) Ch.2	read	120	Software rev.	read
40	Scale Ch. 1	r/w	8C	Latch	write	D8	Magnitude (A+B) Ch.3	read	124	Interface FPGA rev.	read
44	Scale Ch. 2	r/w	90	(A & B) res. Ch.1	r/w	DC	Magnitude (A+B) Ch.4	read	128	FPGA rev.	read
48	Scale Ch. 3	r/w	94	(A & B) res. Ch.2	r/w	E0	Magnitude (A+B) Ch.5	read	12C	Board Ready	read

## REGISTER BIT MAP

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Latch Outputs	X	X	X	X	X	X	X	X	X	X	X	X	X	X	1	X
Test Enable	X	X	X	X	X	X	X	X	X	X	X	X	D3	D2	X	D0
Active channels	X	X	X	X	X	X	X	X	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status, Test	X	X	X	X	X	X	X	X	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status, Signal	X	X	X	X	X	X	X	X	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Status, Excitation	X	X	X	X	X	X	X	X	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
2 or 3,4 wire Input	X	X	X	X	X	X	X	X	Ch.8	Ch.7	Ch.6	Ch.5	Ch.4	Ch.3	Ch.2	Ch.1
Interrupt	X	X	X	X	X	X	X	X	X	X	X	X	#4	X	#2	#1
(A&B) resolution	0	X	X	X	X	X	X	X	X	X	X	X	X	X	D1	D0

TABLE 3

Note 1 –Values are rounded off.

Encoder outputs



## INTERRUPT ENABLE & STATUS REGISTERS

#1 = S/D Signal Loss

#2 = S/D Reference Loss

#4 = S/D Test Accuracy Error (BIT)

Immediately following a **Power-On** or **System Reset**, it is suggested a D3 test be implemented if a complete self test is desired.

**Enter Active Channels:** Set the bit, corresponding to each channel to be monitored during BIT testing, in the *Active Channel Register*. "1"=active; "0"=not used. Omitting this step will produce false alarms because unused channels will set faults.

**Optional Reference/Excitation Supply:** For excitation frequency, write a 16-bit word (Ex: 400 Hz = 110010000) to the *Internal Excitation Frequency Register*. For voltage, write an 16-bit word (Ex: 26.1Vrms = 100000101) with LSB=0.1Vrms, to *Internal Excitation Eo Register*. It is recommended that user program the required frequency before setting the output voltage.

**Interrupt Registers:** Interrupts can be enabled to relay specific problems/failures detected by the card. The problem/failures that generate these interrupts are:

LVDT Signal Loss, LVDT Reference Loss, LVDT Test Accuracy Error (BIT),

Each external interrupt can be enabled individually. This is accomplished by writing a "1" to the bit corresponding to desired interrupts to the *Interrupt Enable Register* and a "0" to disable those interrupts not used. Refer to Register Bit Map.

**Interrupt Status Registers:** When an interrupt is initiated via a problem/failure, the *Interrupt Status Register* can be interrogated by a read to identify, which interrupt occurred. See Register Bit Map. Register is latched when interrupt is generated and unlatched when read.

Note: This register is typically read and cleared by the device driver. Subsequent readings of this register will give clear status

**Selecting 2 or 3,4 Wire operation:** Program the corresponding bit for the appropriate channel in the 2-3/4 *Wire Register*. Logic 1 = 2 wire; Logic 0 = 3 or 4 wire.

#### **Data Format:**

For 4-wire or 3-wire inputs, the output data is A-B/A+B and represents %FS. Format is two's complement. Maximum positive excursion is 32767 (7FFFh), 0 = 0, and maximum negative excursion is -32768 (8000h).

For 2-wire input, the output data is A-B/Excitation and represents %FS. Format is two's complement. Maximum positive excursion is 32767 (7FFFh), 0 = 0, and maximum negative excursion is -32768 (8000h).

#### **Programming Scale Registers**

The 4-wire or 3-wire LVDT has two output voltages referred to as A and B. When connected to the A and B Signal inputs, no scaling is required because the inputs are auto-ranging, however the corresponding *Scale Register* can be used to scale the output code.

Default settings for the *Scale Registers* are set to 65535 (FFFFh) which results in a full-scale output reading for full travel of the LVDT. A full-scale output reading for less than full travel of the LVDT can be obtained by writing a scale value to the corresponding *Scale Register*. For example, writing 32768 (8000h) to *Scale Ch. 1 Register* will result in channel 1 having a full-scale output reading for one-half travel of the LVDT.

For 2-wire input, the default settings for the *Scale Registers* are 65535 (FFFFh), which result in a full-scale output reading for full travel of the LVDT for TR = 1 (transformation ratio). To achieve full output readings for TR < 1, a scale factor (SF) should be programmed into the corresponding *Scale Register*. This is calculated from the equation:

$$SF = 65535 \text{ (FFFFh)} \times TR$$

The calculated SF value is written to the corresponding *Scale Register*.

**Read (A+B):** Read binary number from the (A+B) *Magnitude Register* and multiply by 0.01 Volt. Only valid for 3 or 4 wire configurations.

**Velocity Scale Factor:** To scale the Max Velocity word for 150 Strokes / Second (SpS), set Velocity Scale Factor = 4095 in HEX (max velocity word of 7FFFh being max. CW rotation, and 8000h being max. CCW rotation).

Scaling effects **only** the Velocity output word and not the dynamic performance.

Ex: To get max. velocity word @ 150 SPS:  $4095(150/150) = 4095$  (0FFFh) This is also the Factory setting.

To get max. velocity word @ 50 SPS.  $4095(150/50) = 12,285$  (2FFDh)

To get max. velocity word @ 9.375 SPS.  $4095(150/9.375) = 65,520$  (FFF0h) This is also the lowest setting.

**Velocity Output:** Read Velocity registers of each channel as a 2's complement word, with 7FFFh being max. CW rotation, and 8000h being max. CCW rotation.

When max. velocity is set to 150 SpS, an actual speed of 10 SpS CW would be read as 0888h.

When max. velocity is set to 150 SpS, an actual speed of 10 SpS CCW would be read as F778h.

When max. velocity is set to 50 SpS, an actual speed of 10 SpS CW would be read as 1999h.

When max. velocity is set to 50 SpS, an actual speed of 10 SpS CCW would be read as E667h.

To convert a velocity word, for example E667h, into rps: If max. velocity set to 50 SpS, then

$$\text{SpS} = 50 \times \text{E667h} / 32,768 = 50 \times -6,553 / 32,768 = -10 \text{ SpS}$$

**Latch:** All channels may be latched by writing a "1" to D1 in the *Latch Register*. Reading a particular channel will disengage the latch for that channel. Writing a 0 to this register will disengage latch on all channels.

**D2 Test Enable:** Writing a "1" to the D2 bit of the *Test Enable Register* initiates automatic background BIT testing. Each channel is checked over the programmed Signal range to a measuring accuracy 0.1%FS. An Interrupt will be set to indicate an accuracy problem. A "0" deactivates this test. The testing is totally transparent to the user, requires no external programming, has no effect on the standard operation of this card and can be enabled or disabled via the bus. The results are available in Test Status Registers. The card will write 55h to the *Test D2 Verify Register* when D2 Test is enabled. User can periodically clear to 00h and then read the *Test D2 Verify Register* again, after 30 seconds, to verify that background BIT testing is activated.

In addition, each Signal and Excitation input is continually monitored. Any failure triggers an Interrupt (if enabled) and the results are available in the *Signal* and *Excitation Status Registers*.

**Status, Test:** Check the corresponding bit of the *Test Status Register*, for status of BIT testing for each active channel. A "1" = Accuracy OK; "0" = failed. Channels that are inactive are also set to "0". (Test cycle takes 45 seconds for accuracy error). Any Test status failure, transient or intermittent will latch the Test Status Register. Reading will unlatch register.

**Status, Excitation:** Check the channel's corresponding bit of the *Excitation Status Register*, for status of the Excitation input for each active channel. A "1" = Excitation. ON, "0" = Excitation. loss. Channels that are inactive are also set to "0". (Excitation loss is detected after 2 seconds). Excitation monitoring is disabled during D3 or D0 Test. Any Excitation status failure, transient or intermittent will latch the *Excitation Status Register*. Reading will unlatch register.

**Status, Signal:** Check the channel's corresponding bit of the *Signal Status Register*, for status of the input signals for each active channel. A "1" = Signal ON, "0" = Signal loss. Channels that are inactive are also set to "0". (Signal loss is detected after 2 seconds). Any Signal status failure, transient or intermittent will latch the *Signal Status Register*. Reading will unlatch register.

**D3 Test Enable:** A complete Self-Test, is enabled, when writing a "1" to D3 in the *Test Enable Register*. This starts an initiated BIT test that disconnects all channels from the outside world and connects them across an internal stimulus that generates multiple test voltages that are measured to a test accuracy of 0.1%FS. Test cycle takes about 10 seconds and results can be read from the Test Status Register when D3 changes from "1" to "0". External excitation is not required. An Interrupt, if enabled will be generated if a BIT failure is detected (See *Interrupt Register*). Testing requires no external programming and can be terminated by writing "0" to D3 of the *Test Enable Register*.

Signal and Excitation monitoring is disabled during D3 test.

**D0 Test Enable:** Checks the card and interface. Writing a "1" to D0 in the *Test Enable Register* disconnects all channels from the outside world, allowing user to write any number of input positions to the card in the *LVDT/D Test Position Register* and then reads the data from the PCI bus (allow 50 ms before reading). External excitation is not required.

Signal and Excitation monitoring is disabled during D0 test.

**(A&B) Encoder Resolution:** Enter required resolution, for each channel, per above table (Register Bit Map). Can be changed on the fly. Encoder outputs are optional, see part ordering information. Default is 12 bit encoder output.

**Watchdog Timer:** This feature monitors the *Watchdog Timer Register*. When it detects that a code has been received, that code will be inverted within 100  $\mu$ Sec. The inverted code stays in the register until replaced by a new code. User, after 100  $\mu$ Sec, should look for the inverted code to confirm that the processor is operating.

**Soft Reset:** Write an integer "1" to *Soft Reset Register*, then clear to 0 before 50ms elapses. **CAUTION: Register is level sensitive and for proper card operation, the logic level "1", or pulsewidth, must be  $\leq$  50ms.** Considering minimum and maximum, 1  $\mu$ s < pulsewidth  $\leq$  50ms. Processor reboots in about 400 ms, after which calibration procedures begin. This function is equivalent to a power-on reset.

**Part Number:** Read as a 16-bit binary word from the *Part Number Register*. A unique 16 bit code is assigned to each model number.

**Serial Number:** Read as a 16 bit binary word from the *Serial Number Register*. This is the serial number of that particular board.

**Date Code:** Read as decimal number from the *Date Code Register*. Four digits represent YYWW (Year, Year, Week, Week).

**Rev Levels:** There are a total of 6 *Revision Level Registers*, which are listed below. Each register is defined as 16 bits. The integer value of that particular register corresponds to the actual revision.

Rev level PCB  
Rev level DSP

Rev level FPGA  
Rev level Interface FPGA

**Board Ready:** When board initialization is completed (& auto-cal for A/D modules), after as much as 10 seconds, the board is ready for access and the *Board Ready* register is set to "AA55".

**Software - PCI Programming**

This section provides programmers the information needed for developing drivers other than those supplied. The following information resides in the PCI configuration registers:

Device ID = 7531h  
Vendor ID = 15ACh  
Rev = 01h  
Subsystem ID = 000115ACh  
Base Address = Assigned by the PCI BIOS. Interrogate the PCI BIOS for this information.  
Required Address space = 1K for each card.

**Front panel Connector:**

DD-50P, Mate: DD-50S (not supplied)

Pin	Ch. 1	Pin	Ch. 2	Pin	Ch. 3	Pin	Ch. 4	Pin	Ch. 5	Pin	Ch. 6	Pin	Ch. 7	Pin	Ch. 8	Pin	Ref. Output
25	A Lo	22	A Lo	2	A Lo	42	A Lo	43	A Lo	45	A Lo	31	A Lo	49	A Lo	1	Ref Hi Out
8	B Hi	5	B Hi	19	B Hi	37	B Hi	26	B Hi	28	B Hi	30	B Hi	32	B Hi	34	Ref Lo Out
9	A Hi	6	A Hi	3	A Hi	41	A Hi	27	A Hi	29	A Hi	47	A Hi	33	A Hi		
24	B Lo	21	B Lo	18	B Lo	38	B Lo	10	B Lo	12	B Lo	14	B Lo	16	B Lo		
7	RHi	20	RHi	35	RHi	39	RHi	11	RHi	13	RHi	15	RHi	17	RHi		
23	RLo	4	RLo	36	RLo	40	RLo	44	RLo	46	RLo	48	RLo	50	RLo		

**Rear panel J2 connector**

Pin	Ch. 1	Pin	Ch. 2	Pin	Ch. 3	Pin	Ch. 4	Pin	Ch. 5	Pin	Ch. 6	Pin	Ch. 7	Pin	Ch. 8	Pin	Ref. output
D20	A Lo	D17	A Lo	D15	A Lo	D12	A Lo	D2	A Lo	D5	A Lo	D7	A Lo	D10	A Lo	E22	Ref Hi Out
E21	B Hi	E18	B Hi	E16	B Hi	E13	B Hi	E3	B Hi	E6	B Hi	E8	B Hi	E11	B Hi	D22	Ref Lo Out
E20	A Hi	E17	A Hi	E15	A Hi	E12	A Hi	E2	A Hi	E5	A Hi	E7	A Hi	E10	A Hi		
D21	B Lo	D18	B Lo	D16	B Lo	D13	B Lo	D3	B Lo	D6	B Lo	D8	B Lo	D11	B Lo		
E19	RHi	C19	RHi	E14	RHi	C14	RHi	E4	RHi	C4	RHi	E9	RHi	C9	RHi		
D19	RLo	B19	RLo	D14	RLo	B14	RLo	D4	RLo	B4	RLo	D9	RLo	B9	RLo		

Do not connect to any undesignated pins

**Code Table**

Code	Frequency (Hz)	Notes
01	400	
02	2.8K - 3.2K	
03	2K	
04	2.69K	
05	2.5kHz	
06	7kHz	

See code list addendum for descriptions of code 50 and above

**PART NUMBER DESIGNATION**

**75LD1-XX X X X X - XX**

**TOTAL NUMBER OF CHANNELS**

04 = 4 Channels  
08 = 8 Channels

**ENVIRONMENTAL**

C = 0°C to +70°C  
E = -40°C to +85°C  
H = E With Removable Conformal Coating  
K = C With Removable Conformal Coating  
contact factory for other temperature requirements

**MECHANICAL**

F = Front Panel I/O only  
B = Front Panel I/O and J2 I/O  
P = J2 I/O only  
W= P with Wedgelocks (cPCI only, not PXI)  
**Note:** J2 connections can not be used for Analog signals in a PXI chassis. Analog Outputs must be via the front panel I/O only

**CODE** (See Code Table)

**ENCODER/COMMUTATION**

- = Without Encoder/Commutation option  
E = With Encoder/Commutation option

**OPTIONAL REFERENCE SELECTION**

0 = No "On Board Reference"  
A = 2-28 VRMS output  
C = 115 VRMS fixed output

**EXCITATION CONNECTIONS**

1 = One Common Excitation input tied to the Excitation Supply  
2 = Individual Excitation Inputs



## Revision Page

Revision	Description of Change	Engineer	Date
1.2	Initial Release	GS	05/01/02
1.3	Corrected Header for 8 (not 16) channels	GS	06/05/02
1.4	For proper Soft Reset operation, $1\mu < \text{pulsewidth} \leq 50\text{ms}$ .	GS	6/27/02
1.5	Removed 2-13.5 volt reference option (from spec, and PN)	GS	6/28/02
1.6	Adds Board Ready	GS	8/28/02
1.7	Removed all references to Save and Post. Update Graphic Va-Vb = -10, first column.	GS	9/5/02
1.8	Edited D3 test to imply POST feature	GS	9/6/02
1.9	Corrected LDVT -> to LVDT in diagram title.	GS	9/19/02
2.0	Conducted cooled versions available	GS	7/7/4
2.1	Removes Wedgelock option from PN. Conduction cooled version is NOT available	GS	4/19/5
2.2	Adds Wedgelock option back to PN. Conduction cooler version is available.	GS	6/22/5
2.3	New Address	KL	04/25/07